Abstract-This brief presents a low-cost digital technique for background calibration of comparator offsets in pipeline analog-todigital converters (ADCs). Thanks to calibration, comparator offset errors above half the stage least-significant bit margin in a unitary redundancy scheme are admissible, thus relaxing comparator design requirements and allowing their optimization for low-power high-speed applications and low input capacitance. The technique also makes it possible to relax design requirements of stage amplifiers within the pipeline queue, since output swing and driving capability are significantly lower. In this brief, the proposal is validated using realistic hardware-behavioral models.
I. INTRODUCTION
The flash sub-ADC inside each pipeline ADC stage provides a coarse estimation of the stage analog input and resolves part of the final resolution in the complete pipeline queue. In a design with unitary redundancy [1] , the maximum offset in sub-ADC comparators is limited to half the stage least-significant bit (LSB). This accuracy requirement limits the resolution of pipeline stages to 2-3 bits (and rarely, 4 bits) in most practical cases. The reasons for the reduced set of resolutions can be found [2] in: 1) the existing tradeoff between resolution and conversion-speed/power-consumption in comparators; 2) the increment of stage op-amp driving requirements with accuracy due the sub-ADC comparator capacitive load; and 3) the direct relationship between comparator offset and stage op-amp output swing (OS).
The tradeoffs between speed and accuracy are clearly analyzed in stand-alone dynamic latches comparators (SA-DLCs) with no preamplifier and no resistor ladder [3] , since this topology provides the faster response and lower power consumption due to positive feedback at the expense of accuracy (this topology is high sensitive to environmental conditions and mismatches [4] , displaying offset above 200 mV). Actually, the huge variability of SA-DLCs limits their use to low-resolution stages, typically of 1.5 bits. Practical stage implementations with higher resolution consider comparator topologies based on a front-end preamplifier [5] , they rely on relatively complex correction techniques in the analog domain [6] and/or they add extra clock phases [7] . In these solutions, the power optimization of the complete pipeline ADC needs to consider significant constrains between accuracy, speed, and power consumption, affected also by the comparator selection. The stage amplifier requirements are highly dependent on comparator input capacitances and offsets. Actually, the smaller the comparator offset, the lower the OS in stage amplifiers and the higher the comparator's parasitic input capacitances.
As an alternative to the traditional methods, we propose using calibration as an extra design variable for dealing with comparator offset in pipeline ADCs, with the target of simplifying comparator design and relaxing the OS and driving requirements of MDAC op-amps. The proposed method accurately estimates and corrects offsets with very fast convergence and low-cost digital resources. It can use existing ADC input as calibration stimulus, and it does not therefore affect to the input conversion (background mode). An additional and relevant advantage of the method is that it contributes to relax power consumption and input parasitic capacitances since smaller devices can be used.
This brief is organized as follows. Section II introduces the pipeline ADC topology and looks at the effects of the comparator offsets on converter nonlinear errors. Section III presents the proposed calibration method. Section IV shows the simulation results. Finally, conclusions are drawn in Section V. 
II. COMPARATOR OFFSET EFFECTS IN PIPELINE ADCS
The sub-ADC i architecture is classically based on a flash ADC made up of a bank of M comparators, a resistor ladder for the threshold voltage generation, called transition t j , and a thermometer-to-binary encoder which codifies the analog input signal,
The relationship between x, the set of transitions {t j }, the output code k and the comparator offset are given by
where subindex j specifies a particular comparator within the ith sub-ADC and t j * defines its ideal value. In a pipeline ADC with unitary redundancy [1] , the accuracy resolution of the ith sub-ADC is theoretically bounded by the stage resolution, that is |off j | < Q/2 = R/2 N , where N is the stage resolution and Q is the stage LSB. However, even when this condition is satisfied, the amount of offset has a non-negligible impact on the linearity of the amplified residue x i+1 , since a large OS in the MDAC is needed. Fig. 2 illustrates this effect in a 3-bit stage example with low and high comparator offsets. When the offset is high, the amplifier's nonlinear region could affect residue generation. These limitations are usually addressed by: 1) incrementing the accuracy of the comparator at the expense of higher power consumption and extra input capacitance; and/or 2) increasing the OS capability of the MDAC amplifier (op-amp), which also has a negative impact on power consumption. As an alternative, this brief proposes the use of calibration as a mean of overcoming this power overhead. This is done in the digital domain.
III. PROPOSED BACKGROUND CALIBRATION TECHNIQUE
The adaptive calibration technique we propose performs two different tasks. First, it obtains a measurement of the comparator offset based on [8] , thanks to the equivalence between (2) and the sub-ADC integral nonlinearity. This information is used in a second process to generate a set of calibration codes, the role of which is to act on the comparator's transitions for effective offset cancelation. Both processes are performed in the digital domain and we will see display fast robust convergence to the stationary situation. Fig. 3 shows the conceptual scheme of the proposed calibration techniques for the ith sub-ADC. The comparator offset calibration logic (COCL) comprises the offset adaptive estimation (OAE) block and the calibration code generator (CCG) block. Both logic units can work simultaneously.
A. Offset Estimation
The task of the OAE block is to obtain a digital estimation {OFF j } of the comparator offset {off j } in (2) through an adaptive algorithm which forces implication (1) to be fulfilled in the digital domain. That is
where n is an updating timing index, 
where T * k is a digital code associated with the ideal transition t * k of the sub-ADC, and it is always known a priori. In a shifted binary code, it is given by
. Combining (3) and (4) in a single expression to manifest the dependence on the offset estimation OFF j , we finally arrive at the following updating criterion, where for the sake of simplicity the updating index n has been omitted:
The technique continuously verifies whether (5) is satisfied. When it is not, the offset estimation OFF j is updated. A simple adaptive algorithm for this procedure is given by
does not change and ENABCCG = 0
where μ = 2 −m (with m integer) is the adaptive constant step in the example, ENABCCG is a control signal which enables (logical value 1) or disables (logical value 0) the next CCG operation, and j is the updating pointer which determines the specific calibration code C j that must be updated. If k reaches an extreme value, 0 or M, only one decision of (6) applies.
B. Input Digital Representation
With regard to the digital representation X i [n] of the analog input x i [n] for the different sub-ADCs, it should be pointed out that due to the iterative structure of the pipeline ADC, this information is already available in the output code, X H i = ADC i (x i ) of the back-end stages from STG i to LQ. These back-end stages form an analog-to-digital converter labeled ADC i in Fig. 1 . To reduce the calibration logic requirements, as well as, to improve immunity against comparator thermal noise and ADC i secondorder effects (such as amplifier thermal noise, capacitor mismatch, or amplifier finite gain), we consider a truncated version
where B i is the number of bits of the back-end ADC i , and Ncal i is the resolution of X i exceeding N i .
C. Calibration Code Generation
The role of calibration codes {C i, j } is to control comparator transitions in such a way as to compensate for their offsets. Let us again implicitly assume the stage index i for the sake of clarity. Signal C j then represents the code performing the t j modification of the j th comparator (Comp j ) within a specific sub-ADC i . If a sign (r +1)-bit binary encoding signal is selected for the calibration code C j , the transition location t j becomes
where t j [0] is the uncalibrated transition, off max is the wanted maximum correctable offset, δ is the adaptation step, and r defines the C j resolution. The task of calibration block CCG is to determine the value of C j . The generation of C j is performed straightforward in the digital domain using the offset estimation OFF j derived in (6) . Starting from an initial value of zero, C j is modified to ensure that OFF j remains low enough. The adaptation criterion maintains the offset error OFF j within an interval of amplitude
where · is the floor operator, is the digital representation of the comparator step δ in (8) , and Q cal is the quantum associated to the input estimation X[n], i.e., Q cal = 2R/2 Ncal . The procedure is only enabled, ENABCCG =1, when OFF j is updated, with the index pointer j ∈{k, k+1} provided by the OAE in Fig. 3 , according to sub-ADC output k . In this case, if OFF j < , the calibration code C j is increased and the offset is consequently reduced in accordance with (8) . If OFF j > , C j is decreased and the offset is therefore again reduced. This procedure can be implemented by the following algorithm:
Being j the transition pointer at time index n,
where |C j | ≤ 2 r and r is the resolution. Obviously, amplitude , or equivalently δ, establishes a boundary on the offset compensation performance. The smaller these values are, the greater the accuracy, but, according to (8) , the higher the resolution r for a given maximum correctable offset off max . In practical terms, r values in the order of 2-3 bits are enough to keep the residual post-calibrated offset well below half the LSB, at the same time reducing the calibrated comparator complexity. Fig. 4(b) shows a simplified block diagram of the digital implementation of the CCG for the algorithm in (10). The CCG comprises a comparison block (C-CB), a single 1-bit input incrementer/decrementer (C-ADD), and a register bank (C-RB) for storing the C j values. When the ENABCCG signal takes the logical value 1, the C-CB receives the offset code OFF j according to the OAE updating pointer j [n]. Taking into account the relationship between OFF j [n] and , the C-CB block defines the C-ADD enable (EN) and sign (Sgn) for C j [n − 1] updating. The resulting code word C j [n] is stored in the C-RB using the same j [n] as the read/writer pointer. Note that C-RB is a low resolution bank of registers with M by (r + 1) different memory locations.
D. Comparator Offset Compensation
The procedure for compensating the comparator offset by modifying the effective transition location t j according to calibration code C j depends on the specific comparator's topology. In the case of a CMOS SA-DL comparator, it can be practically introduced using two programmable banks which generate a differential imbalance in some of the SA-DLs internal nodes, as conceptually shown in Fig. 5 . Alternative actuations schemes, as in [3] , are also suitable.
IV. SIMULATION RESULTS
To verify the proposed calibration, extensive behavioral and electrical simulations have been carried out. In this section, and due to space limitations, we will focus on the behavioral simulation results. As a case of study in MATLAB, a 14-bit 100-Ms/s pipeline ADC with 1 V reference is presented to clearly show the calibration advantages independently on the comparator architecture and target technology. -ADC2 (sensing references t 1,1 and t 2,4 , respectively) . The architecture was made up of two most significant stages of 3 bits followed by nine stages of 1.5 bits (including the LQ). In a first case of study, we focused exclusively on the comparator offset to isolate the impact of sub-ADC errors inside each stage. Nonlinear errors in these blocks were modeled by introducing random invariant offsets in comparators with a maximum dispersion of 230 mV and zero mean value. Comparator uncertainly due to thermal noise and metastability was taken into account considering a time-variant random additive term with Gaussian distribution and 5-mV standard deviation. The high offset values made it necessary to calibrate the first two stages, because they exceeded the half the LSB limit [1] , that is, off max = 230 mV > Q/2 = 125 mV.
Comparator errors in the sub-ADCs of STG 1 and STG 2 , were calibrated concurrently without interrupting analogue input conversion using the developed method. The comparators in STG 1−2 used the same topology with a (3 + 1)-bit programmable bank, r = 3 in (8), and maximum correctable offset off max of 300 mV. A 10% error term depending on the calibration code was also considered to model calibration bank mismatch. Two offset logics, COCL in Fig. 3 , were used for sub-ADC 1 and sub-ADC 2 . The two estimation blocks, OAE 1 and OAE 2 , operated concurrently and were based on the implementation presented in [8] , considering a fixed-point description. They used constant adaptive steps, μ 1 = 2 0 = 1 and μ 2 = 2 0 = 1. The Ncal resolutions of X 1 and X 2 were 8 bits (discarding the less significant 6 and 4 bits of X H 1 and X H 2 , respectively). This approach provided sufficient margin for noise immunity while at the same time reducing the code-word lengths of the registers and accumulators. As with the offset estimation logic, two calibration code blocks, CCG 1 and CCG 2 , were considered. The hardware models of these blocks were implemented by an incrementer/decrementer-by-one and a bank of registers. Notice that the proposed technique has a very fast response even when two stages are calibrated simultaneously. In fact, less than one thousand samples are required to achieve convergence. In this situation, the huge initial comparator offsets are compensated according to (9) below a safety interval around the ideal zero location with amplitude δ i = 37.5 mV (or i = 4 in its digital counterpart). The technique allows the correct operation of the sub-ADC i even if the initial errors are located, as in this case, far from the half the LSB limit in a design with unitary redundancy. The ranges of digital correction (±Q/2) are represented in the figures limited by shadowed areas. Offset values inside the light areas satisfy the digital correction requirements [1] , while offsets in the shaded regions, such as for off 1, 1 [0] and off 2, 4 [0] will violate this condition causing stage overranging.
The overranging phenomenon and the effect of calibration are illustrated in Fig. 7(a) and (b) . These figures show sub-ADC 1 and STG 1 input-output characteristics before and after calibration (dotted red curve and continuous blue curves, respectively). In each case the response of the complete 14-bit Pipeline ADC is also shown in Fig. 7(c) . Note that prior to calibration the amplified residue x 2 exceeds the converter reference R = 1 V, and some plateaus are produced in the final ADC output code X H 1 , limiting the effective number of bits (ENOBs) to 4.4 bits. After offset compensation, this nonlinear behavior completely disappears, almost achieving the 14.0-bit value expected in ideal MDACs. The maximum x 2 excursions is maintained close to half the reference R. Although omitted in the figure, the same behavior is observed for sub-ADC 2 and MDAC 2 .
Offset calibration improves the performance not only of comparators in low voltage applications, but also of MDAC amplifiers since their OS requirements are significantly relaxed. This additional advantage becomes evident even if overranging is not present in the design. To illustrate this, let us consider a second case of study with maximum comparator offsets of 100 mV and nonlinear gain errors in the operational amplifiers (op-amp). A realistic shape-preserving model for op-amp gain was considered. Fig. 8(a) shows a comparison of op-amp gain requirements in STG 1 for 13.9 effective bits without (design #1) and with (design #2) offset calibration. Note that the output swing can be reduced from ∼2 V pp to 1.2 V pp (dashed and bold curves, respectively). Fig. 8(b) and (c) shows the simulation results for the case of study based on design #2 with an OS of 1.2 V pp . In both cases, the STG 1 input-output characteristic and the ADC output spectrum are shown before and after offset calibration, respectively. As the maximum comparator offsets was 100 mV, overranging is avoided, and hence, only the op-amp impact is shown. Thanks to the reduction of amplified residue excursion after calibration, nonlinear gain errors are also compensated. The simulation results show an ENOB improvement of 4.3 bits.
V. CONCLUSION
This brief presents a robust adaptive digital technique for comparator offset calibration in pipeline ADCs. The proposed measurement-actuation procedure uses low-cost logic resources: basically a comparison block, an accumulator, an incrementer/decrementer, and a small size register for storing the offset and correction codes. No extra analogue hardware is required since the comparator offsets are evaluated using the ADCs own back-end stages as a measurement instrument.
Thanks to calibration, comparator offset errors above half the stage LSB margin in a unitary redundancy scheme are admissible, thus relaxing comparator design requirements and allowing their optimization for low-power high-speed applications and low input capacitance. The technique also makes it possible to relax design requirements of stage amplifiers within the pipeline queue, since output swing and driving capability are significantly lower (from 2 to 1.2 V pp in a 14-bit pipeline ADC case of study).
